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Abstract--This paper presents LOGISIM, a CAD tool to simulate the temporal behaviour of hybrid 
circuits containing electro-mechanical, electro-hydraulic, hydro-mechanic and digital control devices. 
LOGISIM combines the advantages of both qualitative and quantitative reasoning by producing a 
high-level description (discrete states) of the circuit behaviour while reasoning at the quantitative l vel 
(physical values). In addition, device models in LOGISIM follow a particular description methodology 
proposed to avoid introducing an artificial computational complexity in the simulation. LOGISIM is fully 
implemented in the constraint logic programming language CHIP. The constraint-solving techniques of 
CHIP used in LOGISIM. i.e. an incremental decision procedure for linear constraints over rational 
numbers, consistency techniques on domain-variables and conditional inference, are all necessary to solve 
the problem efficiently. LOGISIM has been applied successfully to real-life industrial circuits from 
aerospace industry in the ELSA project and clearly demonstrate he potential of this kind of tool to 
support the design process for these circuits. 
I. INTRODUCTION 
Many circuits in the aerospace industry combine hybrid components such as electro-mechanical 
(e.g. relays), electro-hydraulic (e.g. electro-distributors), and hydro-mechanic (e.g. jacks) devices, 
together with control digital components (e.g. numeric ommands). The circuit of landing ear and 
trap of a fighter aircraft is an example of such circuit combining these elements. 
There is presently a lack of tools supporting the design and analysis of such circuits. To perform 
usual tasks such as simulation or troubleshooting, engineers often resort to empirical methods or 
try to adapt tools developed for other kinds of circuits (e.g. SPICE [2]). Unfortunately the 
information produced by these quantitative simulators i of very Iov,, level and engineers have to 
extract information relevant for their own purposes. It follows that designing and analyzing hybrid 
circuits are costly and time-consuming activities, which deserve better support. 
The ELSA project [3] has been initiated for this very reason and aims at providing engineers 
with an integrated environment for hybrid circuits. Inside this environment, engineers should be 
able to describe circuits and perform numerous activities such as simulation, diagnostic, test 
generation and fault analysis. 
This paper presents LOGISIM, the simulator of ELSA. It aims at presenting the simulation 
results at a sufficiently abstract level to deduce the functional behaviour of the circuit while 
reasoning with a sufficient accuracy to capture the physical behaviour of the circuit. LOGISIM is 
implemented in the constraint logic programming language CHIP developed at ECRC [4]. CHIP 
provides both an adequate formalism for describing hybrid circuits and the constraint-solving 
techniques necessary to simulate them efficiently, i.e. 
• an incremental decision procedure for linear constraints over rational numbers: 
• consistency techniques on domains-variables [5-7]: 
• conditional inference techniques. 
Implementing LOGISIM in a conventional language would have required a programming effort 
orders of magnitude greater. 
*This paper is a revised and extended xersion of Ref. [I]. 
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LOGISIM has been applied to real-life circuits including hundreds of components like the 
landing gear and trap of a fighter aircraft. 
The rest of the paper is organized as follows. Section 2 describes precisely the problem to be 
solved. Section 3 gives an overview of LOGISIM. Section 4 discusses the implementation of the 
device models. Section 5 illustrates LOGISIM on a particular example. Section 6 gives execution 
results on real-life circuits. Section 7 discusses related research and the last section draws the 
conclusions of the paper. 
2. PROBLEM DESCRIPT ION 
As mentioned in the introduction, LOGISIM aims at presenting the simulation results at a 
sufficiently abstract level to deduce the functional behaviour of the circuit while reasoning with a 
sufficient accuracy to capture the physical beha~iour of the circuit. For that purpose, devices are 
modelled in terms of states representing significant abstractions of their behaviour (e.g. a light bulb 
is "'on", "'olT" or "'blown out"). Accuracy is achieved by defining each state in terms of both 
quantitative and qualitative constraints. For instance, the light bulb model contains a constraint 
stating that its state is "'on" if there is enough current. The circuit behaviour is then described by 
the state of its devices. 
For modularity as well as reusability reasons, the de~ice models should not be specific to a 
particular application or circuit. This requirement can be satisfied by meeting criterias put forward 
by qualitative physics [8]. 
Class concept. The behaviour laws are identical for all devices from the same class. 
Locality principle. The laws describing a device should not refer to any other device. 
A circuit is described by a set of devices composing it and a set of connections between the 
devices. The connections are assumed to be ideal"f and represent the only possible communication 
between the devices. 
We are now in position to define the functional specification of LOGISIM. LOGISIM receives 
as input 
• a description of the circuit: 
• a set of actions. 
An action consists of fixing the state of a device (or restricting the possible states of the deviceJ 
at a particular time of the simulation. For instance, the pushing of a button or the closing of a 
switch are typical actions. 
As output, LOGISIM produces all the successive states reached by the circuit in time and report 
on anomalies such the blowing of components, oscillations and ambiguities in the device 
description. 
3. OVERVIEW OF LOGIS IM 
LOGISIM consists o f ( I )  a library of device models and (2) a scheduler esponsible for directing 
the simulation. The circuit description is expressed in terms of the device models and used by the 
scheduler to simulate the circuit behaviour. 
3. I. Dez'ice models 
An3 device model consists of 
• a static part defining the possible states of the device. 
• a dvnamic part defining the temporal aspects of the device behaviour. 
The beha~ iour of the device is described in terms of a finite set of states, each of which is defined 
through linear constraints on the physical values of the de~ice. Device states include not only 
working states (e.g. a light bulb is "on") but also faulty states (e.g. a light bulb is "'blown out"). 
~Non-ldeal connecuons can be modelled as de~,~ces. 
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Fig. I. Transitton graph for a light bulb. 
State = off iff 
UI - U2= Res × I1& 
I I+ I2=0& 
[[I[ < lthreshold. 
State = on iff 
[rl I I t2 ]Res  X I1 & 
l l+ I2=O& 
[11] >_ hhreshold & 
[I1[ < lmax. 
State = blowing..f iff 
UI - U2= Res x 11& 
I1 +12=o& 
I [11 >_ 1max. 
Fig. 2. State definitions for a light bulb. 
The faulty statest are of  primary importance to report anomalies which might occur in the circuit. 
The constraints defining a device state can be classified into constraints defining: 
• ph.~sical aws applying to the state (e.g. Ohm's laws): 
• conditions on the device physical values proper to the state (e.g. the current in one 
port is higher than a threshold value). 
In general, constraints of  the first type are equations while constraints of  the second type are 
inequalities. 
The dynamic part defines tempora l  aspects  of the device behaviour by defining 
• the possible t rans i t ions  between the device states: 
• the events  implied by the transitions: an event is a demand to fix up, or to restrict 
the possible values of. the state of  a device. 
LOGIS IM distinguishes between two types of  transitions: 
• in terna l  t rans i t ions - - t rans i t ions  ~ hich occur because of component values, e.g. the 
current present at the ports of  a device. A typical example is the transition from 
"'on" to "'off" for a light bulb. 
• externa l  t rans i t ions - - t rans i t ions  which occur because of events. 
We now illustrate these principles on two examples: a light bulb and a relay. We make use of  state 
diagrams where states are represented by circles, internal transitions by thin arrows and external 
transitions by thick arrows. It is assumed that a state can be its own successor. 
The behaviour of  the light bulb is approximated through three different states: on, off and 
blowing_f. The transition graph and the state definitions are shown in Figs I and 2. The states 
share two constraints expressing Kirchhoff's current lag' and Ohm's lag'. They differ by their 
respective constraints on the current flowing through ports I and 2. 
A relay with six ports and one anchor is shown in Fig. 3. It is modelled by 8 states. The working 
states are 
• up: there is no current at ports I and 2 and the anchor connects ports 5 and 6: 
• down:  there is a current flowing in ports I and 2 and the anchor connects ports 
3 and 4: 
• dw (downward) :  there is a current flowing in ports I and 2 and the anchor does 
not connect anything. This is a transition state between up and down:  
• uw (upward): there is no current flowing in ports 1 and 2 and the anchor does 
not connect anything. This is a transition state between down and up: 
÷The notion of faulty state is conceptual. These states are perfectly valid for LOGISIM and are not handled ifferently 
from working states. 
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Fig. 3. A six ports relay. Fig. 4. Transition graph of a relay. 
The faulty states up_f, down_f, uw_f and dw_f handle erroneous behaviours of the relay (e.g. 
blowings of components, oscillations). The transition graph (see Fig. 4) has both internal and 
external transitions. The two internal transitions generate vents that will result in external 
transitions. The constraints defining these states are very similar to those of the light bulb and the 
reader should have no difficulty to define them. 
For each class of device, we define a predicate of the following form: 
where 
typeDevice(Name, State, Lparams, Lvalues) 
• Name is the name of the particular device; 
• State is the state of the device; 
• Lparams is the list of parameters of the device (e.g. and internal resistance); 
• Lvalues is the list of voltages and currents for the ports of the device. 
3.2. Circuit description 
A circuit is described by a clause whose body consists of goals representing its devices. The 
connections are achieved through shared logical variables representing the physical values at the 
connectors of the devices. The scheduler efers to a circuit nameeircuit by the predicate 
nameCircuit(ListStates), 
where ListStates is a list containing the states of the circuit devices. Note also that the scheduler 
has no access to the physical values throughout the circuit. It only reasons on the states of the 
devices. 
3.3. The scheduler 
The scheduler makes use of an agenda which contains the current set of events to carry out. 
Events are the smallest relevant units of the simulation. Each event in the agenda is characterized 
by a device identification, a set of possible states and the time at which the action takes place. 
Initially the agenda contains the set of external events. During the simulation, state changes of some 
devices can introduce new internal events to be executed at a later step. 
The scheduler behaviour is defined by the successive application of the following steps: 
• impose the constraints implied by the transition graph; 
• remove the first event from the agenda and apply it; 
• compute the new circuit state; 
• update the agenda; 
• report possible anomalies; 
until the agenda is empty. 
The scheduler is a meta-program whose definition is shown in Fig. 5. The first clause defines the 
halting condition. The second clause is the core of the scheduler. 
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schedule(Circuit ,Agenda,State) :- 
empty(Agenda). 
schedule(Circuit ,OldAgenda,OldState) :- 
notempty(Agenda) , 
impose_trans.constraints(OldState,NewState) , 
apply.f irst_event(OldAgenda,NewStace,Agenda,Now) , 
computedaews~ate(Circuit,NewState) , 
update_agenda(OldState,Ne.State,Agenda,NewAgenda~No.),  
print.and_report(NewState,Now), 
schedule(Circuit,NewAgenda,Ne.Stage). 
compute_newstate(Circuit ,NewState) :- 
Call =.. [Circuit)NewState], 
Call. 
Fig. 5. A meta-program fora scheduler. 
The predicate impose_trans_constraints constructs the new state skeleton and imposes the 
transition constraints. The state skeleton is a list of domain variables, one for each device. Each 
variable has in its domain the set of possible states of the device. The transition constraints prevent 
the device from receiving a state that cannot be reached from the current state using the transition 
graph. 
The predicate apply_f irsLevent removes the first event in chronological order from the agenda 
and applies it to the state skeleton. 
The predicate compute_newstate is the core of the simulator. It computes a new consistent 
circuit state. It constructs the call to the circuit and executes it. The way this computation is 
achieved is the topic of the next section. 
The predicate update_agenda adds to the agenda new events that might have been generated 
by some transitions. 
The last goal in the body is a recursive call to the scheduler with the new agenda and the new 
state. 
4. DEVICE MODELS 
Given a circuit state, a simulation step consists of computing the next state in time. This can 
be seen as a constrained search problem. The constraints are defined by the device models and the 
transitions. A solution is an assignment of states to the devices which satisfies the constraints. We 
now study more and more sophisticated approaches for solving this problem. Only the static 
information is considered here, the dynamic information being given directly by the transition 
graph. 
4. I. A na'(ve approach 
In the na'ive approach, a clause is associated to each state of the device. A similar approach was 
proposed in Ref. [9]. Consider for instance the light bulb model defined previously. The program 
is shown in Fig. 6. 
Its description contains three clauses, one for each state. The head of a particular clause contains 
as second argument a state of the light bulb while the body of the clause defines the constraints 
for this state. 
This approach is very appealing: it follows directly the device models and is modular, concise 
and very declarative. However it is also very inefficient. The search space to explore in order to 
find a new consistent state for the circuit is the Cartesian product of all the states reachable for 
a device from its previous state. The search space is explored through a brute-force search. Given 
a circuit description, each goal in its body will choose a state for the device. If, at some point, a 
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l ight_bulb(Name, off, IRes, Ithreshold, Imax], [I1, U1, I2, U2]) :- 
U1 - U2 = Res × I1, 
II + I2 = 0, 
absolute_value(It ,  I1abs), 
I labs < Ithreshold. 
l ight_bulb(Name, on, IRes, Ithreshold, Imax], [II, U1, I2, U2]) :- 
U1 - U2 = Res × I1, 
II + I2 = 0, 
absolute_value(I1, I labs), 
I1abs > Ithreshold, 
I1abs < Imax. 
l ight_bulb(Name, blowing_f, IRes, Ithreshold, Imax], [II, UI, I2, U2]) :- 
UI - U2 = Res × II, 
I1 + 12 = 0, 
absolute_value(I1, I1abs), 
I labs > Imax. 
Fig 6 A nai~,e program for the light bulb 
contradiction occurs (e.g. no state can be given to a device), backtracking occurs to the first choice 
point and another state is tried for the corresponding device. The process then restarts from that 
point. Although sufficient for small circuits, this approach yields unacceptable r sults when applied 
to real life circuits. 
4.2..4 data-th'iven approach 
We now consider a number of techniques to overcome the drawbacks of the naive approach. 
Avoiding redundancy. Consider the light bulb example. Since the first two constraints are shared 
by all states the~ can be stated once for all without knowing the state of the device. This argument 
can be generalized to a particular subset of states. As soon as a device can only be assigned a subset 
of the possible states, the constraints common to all these states can be taken into account 
immediately. 
Using constraints acticeh'. In the naive approach, constraints are used passively to make sure 
that the choice of a state for a device is consistent with the previous choices. However constraints 
can also be used activeh to reduce the possible states for the devices and hence the size of the search 
space. Reconsider the relay example. Ifcurrent is flowing through ports 5 and 6, it means that there 
is a connection between them. Therefore the only possible states for the relay are up and up_f, 
An active use of constraints is necessary to achieve performance on real-life circuits. 
Recognizing structural equiealence. The physical aws applicable to a device define its interaction 
x~ith other devices. Therefore, as soon as these physical aws have been defined for all devices, all 
ph3sical values throughout he circuit can be computed. The state of each de,,ice can then be 
determined unambiguoush. 
When the physical a~s are the same for different states of a device (this is the case for the three 
states of the light bulb), these states should not be considered ifferent by the choice procedure. 
Therefore, the search space is not defined by the Cartesian product of the states of the devices but 
rather by the Cartesian product of the structural equivalence classes, the equivalence relation being 
defined as follows: 
Definition 4. I 
T~o states of a de,,ice model are structurally equivalent if and only if they are defined by the 
same physical laws. 
Note that the notion of structural equivalence is ver) similar to the notion of topology. 
If, at some point in the simulation, all states accessible by a transition are in the same equivalence 
class ['or a particular de,,ice, the next state of this device can be determined without any choice. 
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Definition 4.2 
A transition between two states is weak if the states are structurally equivalent. Otherwise it is 
strong. 
It is now possible to identify which device type requires no choices. 
Definition 4.3 
A model is called simple if all its internal transitions are weak. Otherwise it is called general. 
For instance, the light bulb was modelled by a simple model while the relay was modelled by 
a general model. 
Inside a class, a particular state can be determined by the constraints reducing the possible states 
from the physical values (for instance the state of a light bulb depends on the current). 
In order to exploit the above ideas, we use conditional inference, an important constraint-solving 
technique of CHIP. Declaratively, it is a simple if_then_else construct: 
if CONDITION then  GOAL-I else GOAL-2 endif .  
Procedurally, it provides an efficient demon-driven mechanism. It is handled in the following way. 
For an)' allowed condition, CHIP has at his disposal a procedure able to decide: 
• if the condition is always true or always false for all instances of the condition; 
• if the condition is true for some instances and false Ibr some others. 
Therefore facing such a constraint, CHIP uses a procedure to evaluate the condition. If the 
condition is true, GOAL-I is executed. If it is false, GOAL-2 is executed. Otherwise the 
if_then_else construct delays waiting for more information. Any constraint on domain-variables 
and rational terms can make up an allowed condition. Figures 7 and 8 depicts the data-driven 
implementation of the light bulb and the relay. Note also that, since the device models are not 
making choices any longer but are simply imposing constraints, it is necessary to generalize the 
scheduler to include a choice procedure as shown in Fig. 9. 
4.3. Refinbtg det'ice models 
In LOGISIM. the search space is defined by the the structural equivalence classes of the circuit. 
Since real circuits are purely deterministic, the combinatorial aspect of the problem must be 
artificial and depends only on the way device models are designed. The question is then 
How to keep an appropriate level of abstraction without introducing an artificial 
complexity') 
light_bulb(Name, State. [Res, Ithreshold, Imax], [I1, U1, I2, U2]) :- 
I1 + I2  -- O, 
U1 - U2 = Res  × If, 
if I1 < Ithreshold 
then ( 
if II > -Ithreshold 
then 
State = off, 
else ( 
State # off, 
if II _> -Imax then State = on else State = blowing_f 
) 
) else ( 
State # off, 
if II ___ Imax then State - blowing_f else State = on 
). 
Fig 7. A data-driven implementation f the light bulb. 
52 T. GRAF et al. 
relay(Name,State,[Kes,Ithreshold,Imax], 
[I1,UI,I2,U2,I3,U3,I4,U4,I5,US,I6,U6]) :- 
I1 + I2 - O, 
I3 + I4 = O, 
I5 + I6 = O, 
U1 - U2 = Res x I1, 
if State in [down, down_f] then U3 - U4 else I3 - O, 
if State in [up, up_f] then 05 = U6 else I5 = O, 
if I1 < Ithreshold then ( 
if II > -Ithreshold then 
outof (State, [downward, down, down_f, upward-f, unstable_f, up_f] ) 
else ( 
outof (State, [up, upward, downward_f] ), 
if I1 < -Imax then 
outof(State, [downward,down] ) 
else 
outof (State, [down_f,unstable_f ,upward_f] ) 
) 
) else ( 
out of (St ate, [up, upward, downward_f] ), 
if I1 < Imax then 
outof (State, [down_f ,unstable_f ,up_f ,upward_f] ) 
else 
outof (State, [downward,down] ) 
. 
Fig. 8. A data-driven implementalion of Ihe relay. 
The answer to this question falls back once again to the importance of the structural equivalence. 
At some point of the simulation, general models still have several possible states (not structurally 
equivalentJ reachable from the current state by internal transitions. It follows that cutting down 
the number of possible strong internal transitions for a particular device directly reduces the size 
of the search space. This amounts to transform general models into simple models by adding new 
intermediary states. This transformation is by no way artificial: it really captures ome states of 
the devices which were not covered by the previous models and which represent important 
transition steps. 
In implementation terms, transforming a general model into a simple model means that strong 
transitions are only achieved through external transitions. Hence the simulator is sequentialized 
b> transforming backtracking during the search of a new state into iteration through the scheduler. 
Applying this idea to the relay leads to the transition graph depicted in Fig. 10. Two new states 
are introduced: 
• start_uw--this tate is reached from the state down when not sufficient current 
is available in port I: 
find_newsta~e(C1rcuit, NewState, Ldevices) :- 
Call -.. [CircuitlNewState], 
Call, 
labelins(NewState , Ldevice$). 
Fig. 9. Findmglhe net state:revisited version. 
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Fig. I0. New transition graph for a relay. 
• start_dw--this state is reached from the state up when sufficient current is 
available in port I. 
The state start_uw (resp. start_dw) is structurally equivalent o the state down (resp. up). 
Moving from down (resp. up) to start_uw (resp. start_dw) generates a new event in the agenda 
specifying that the device will reach the state uw (resp. dw) after a certain delay. Note also that 
the new transition graph for the relay does not contain any strong internal transitions. Hence it 
is not necessary to make choices to determine its state. 
Finally it is worth pointing out that some device types such as diodes do not lead easily to simple 
models. In these cases, a general model can be defined and used in LOGISIM. 
5. AN EXAMPLE 
To illustrate the overall approach of LOGISIM, a simple example is presented. Figure II 
describes the circuit under study. Assume now that initially all the relays are in the up position 
and that the switch is opan. If the set of events to carry out contains the closing and the opening 
of the switch, LOGISIM will successively produce the states for the circuit shown in Fig. 12. 
LOGISIM also produces any quantitative information required by the user but they are not shown 
here, 
As mentioned previously, LOGISIM is able to detect ambiguities in a design. Ambiguities arise 
when LOGISIM yields several solutions producing different circuit states. This happens when 
several events in the agenda occur at the same time. For instance in the above circuit, if the delay 
parameters in the circuit relays are given equal, LOGISIM yields two different solutions; the first 
solution is the one shown above and the second one have light bulb I on and light bulb 2 off. 
Therefore it is not possible to predict the behaviour of the real circuit. 
6. RESULTS 
LOGISIM has been tested on a variety ofe×amples ranging from small to real-life hybrid circuits. 
Real-life circuits LOG|SIM has been applied to include a controller for the landing gear and trap 
of a fighter aircraft and the command of a machine tool. The first circuit is fully hybrid since it 
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bu lb  1 
bulb 2 
relay 1 relay 3 
relay 2 I [ relay 4 
Fig. I I A simple electro-mechanical ircuit 
\ 
contains electro-mechanical,  e ectro-hydraul ic and hydro-mechanic devices. It contains 57 com- 
ponents from 15 different device types and 112 connections. The second circuit is a machine tool 
containing more than a hundred components.  Experimental results show that the time for a 
simulation step is constant for a given circuit and linear in the number of  components.  For  the 
aboxe real-life circuits, it takes around 1.3 s for a simulation step on a SUN-3 using the CHIP  
interpreter. This efficiency was only possible because of  the availabil ity of  the constraint-solving 
techniques of  CHIP .  namely the decision procedure over rational l inear arithmetics, consistency 
techniques over finite domain variables and condit ional  inference. Note also that the development 
[ Step l[ Switch I Relay 1 
1 open up 
2 closed start-dw 
3 closed statt-dw 
4 closed dw 
5 closed dw 
6 closed dw 
7 closed down 
8 closed down 
9 open start-uw 
10 open start-uw 
11 open uw 
12 open uw 
13 open up 
14 open up 
15 open up 
Relay 2 
up 
start-dw 
dw 
dw 
down 
down 
down 
down 
start-uw 
UW 
UW 
UW 
UW 
UW 
up. 
Relay3 I Relay4 I Bulb l I Bulb 
up up off off 
up up off off 
up up off off 
up up off off 
start-dw up off on 
dw up off on 
dw up off on 
down up off on 
start-uw up off off 
start-uw up off off 
start-uw up off off 
uw up off off 
uw up off off 
up up off off 
up up off off 
Fig. 1_.2. LOGISIM successive states for the simple circuit. 
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of LOGISIM in a conventional language would have required a substantial programming effort. 
The interest of very high-level languages such as CHIP clearly appears on this kind of problems. 
7. RELATED WORK 
Much work has been done for the software simulation of circuits especially for digital circuits 
and quantitative simulators but, to our knowledge, the problem as defined in this paper has not 
been addressed in the literature. The most relevant work has to be found in the study of the static 
behaviour of analog circuits. 
de Kleer and Brown apply qualitative reasoning to the analysis of analog circuits [8]. They use 
the notion of qualitative states which divide the behaviour of a component into different regions, 
each of which is described by a different set of confluences. Unfortunately, the loss of information 
induced by the use of confluences i very important. At each step of the simulation, qualitative 
reasoning returns a large set of possible states for the circuit, many of them being inconsistent. 
Moreover qualitative reasoning is not able to detect anomalies uch as blowings of components. 
Therefore it turns out than an approach based on qualitative reasoning is not practical for 
simulating hybrid circuits. 
In ARS and EL [10, Ill, Stallman and Sussman use piecewise linear models [12, 13] to analyze 
analog circuits. Piecewise linear models capture much more information than qualitative states. 
However their constraint-solver based on expression inference [14] is too weak. Its inability to solve 
systems of inequalities induces everal drawbacks. On the one hand, they may generate inconsistent 
circuit states even for simple circuits [10]. On the other hand, inequalities cannot be used for 
pruning the search space in an a priori way but simply as tests (when all variables are instantiated). 
This leads to a pathological behaviour known as trashing [I 5] where failures are detected very late 
in the computation implying deep backtracking. Stallman and Sussman propose the use of 
dependenc}-directed backtracking to overcome this difficulty but this remedies only partly to the 
problem. 
Heintze et al. [9] also used piecewise linear models to analyze analog circuits. Their constraint- 
solver. CLP (~), aims at propagating inequalities. This overcomes the first drawback of ARS and 
EL. However, because domain-variables and conditional inference are not available to them, 
inequalities are not used to prune the search in an a priori way in their approach either. Their system 
is then based on brute-force search: it assigns equentially a state to each device and tests if it is 
compatible with already assigned evices. If not, the program backtracks to the last choice point. 
The abo,,e three approaches provide an appropriate abstraction level but the inference techniques 
the.,,' use are not sufficient o tackle the problem efficiently. Another approach such as the one taken 
by quantitative simulators such as SPICE [2] are not at a suitable abstraction level for our purposes. 
The,,. provide too much information at too low a level to deduce easily whether the circuit fulfills 
its intended behaviour. 
8. CONCLUSION 
This paper has presented LOGISIM, a CAD tool to simulate the temporal behaviour of hybrid 
circuits containing electro-mechanical, e ectro-hydraulic, hydro-mechanic and digital control 
devices. LOGISIM combines the advantages of both qualitative and quantitative reasoning by 
producing a high-level description (discrete states) of the circuit behaviour while reasoning at the 
quantitative level (physical values). Apart for supporting engineers at an appropriate level of 
abstraction, efficiency was the key issue addressed by LOGISIM. To achieve that goal, LOGISIM 
makes use of sophisticated constraint-handling techniques available in CHIP. The decision 
procedure for linear constraints over rational numbers, consistency techniques on domain-variables 
and conditional inference make possible to deduce all the implications of the choices as soon as 
possible. Hence they prune the search space by reducing the possible values of the device states. 
Hox~ever. different ways of modelling a device can result in very different efficiency. Therefore, in 
LOGISIM, a particular methodology, the use of simple models, was adopted which avoids 
introducing an artificial complexity inside the simulation. LOGISIM has been applied successfully 
56 T. Grt^F et al. 
to real- l i fe indust r ia l  c i rcui ts  f rom aerospace  indust ry  in the ELSA pro ject  and  c lear ly demonst ra tes  
the potent ia l  o f  this k ind  o f  tool  to suppor t  the des ign process  for these circuits.  
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